|Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip|
|Hongyu,Meng1,2; Donglin,Wang1; Zijun,Liu1; Yang,Guo1|
|Conference Name||2018 8th IEEE International Conference on Electronics Information and Emergency Communication|
With the development of the chip industry, the bandwidth of interconnect on-chip are becoming more and more important for the performance of chip system. However, heterogeneous Intelligent Property (IPs) including cores and memory banks are being integrated in one chip which makes the hardware design of interconnect difficult. In this paper, we present Advanced Extensible Crossbar (AEC) protocol used for describing and designing the bus on-chip. It can support most of features in Advanced eXtensible Interface (AXI) protocol. Our AEC-based crossbar has been implemented with connecting 8 processors (the area of each one is 13.2 mm2) and 16 MB Static Random Access Memory (SRAM, the area is 1.87 mm2/MB) in TSMC 28nm HPC process and the results show that it can achieve high frequency of 800 MHz after place and route (P&R) while the area requirement is 0.065 mm2. Compared with AXIbased crossbar provided by Synopsys, our AEC-based crossbar gives 1.45X frequency increase and 8X area requirement saving.
|Keyword||Interconnect Crossbar Multi-cores Shared-memory|
|Affiliation||1.Institute of Automation Chinese Academy of Sciences|
2.University of Chinese Academy of Sciences
|Hongyu,Meng,Donglin,Wang,Zijun,Liu,et al. Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip[C],2018.|
|Files in This Item:||Download All|
|Advanced Extensible （318KB）||会议论文||开放获取||CC BY-NC-SA||View Download|
|Recommend this item|
|Export to Endnote|
|Similar articles in Google Scholar|
|Similar articles in Baidu academic|
|Similar articles in Bing Scholar|
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.