CASIA OpenIR  > 国家专用集成电路设计工程技术研究中心
A Bypass-Based Low Latency Network-on-Chip Router
Guo Peng1,2; Qingbin Liu1,2; Ruizhi Chen1,2; Lei Yang1; Donglin Wang1
Source PublicationIEICE Electronics Express
2019-02
Volume16Issue:4Pages:1
Abstract

As the most critical components of Network on chip (NoC), the routers need to select suitable output ports and guarantee every flit accesses the hardware resource exclusively. Thus they are normally designed with several pipelines. However, most flits don’t compete for the same output port with other flits in real applications. In this work, we introduce a bypass path to the traditional router thus the non-conflict flits can be forwarded directly. Combined with several other optimizations, we propose a bypass-based low latency NoC router (BNR). When no congestion occurs, BNR can transfer the flit through the bypass path with only one cycle. Otherwise, the flits are transferred through the conventional path with two hops. Besides, we also present a simplified version, BNR-S. Compared with BNR, it only bypasses the short packets and will reduce the area overhead significantly. For the synthetic traffic with different injection rate, BNR achieves 1.48x and 1.31x speedup than the two baselines while BNR-S achieves 1.3x and 1.15x. They also bring obvious benefits for several real applications. In addition, the experiments also illustrate that the proposed bypass mechanism can reduce dynamic power.

KeywordNetwork-on-chip Router Bypass Low Latency
Indexed BySCI
Document Type期刊论文
Identifierhttp://ir.ia.ac.cn/handle/173211/23877
Collection国家专用集成电路设计工程技术研究中心
Corresponding AuthorGuo Peng
Affiliation1.中科院自动化所
2.中国科学院大学
First Author AffilicationInstitute of Automation, Chinese Academy of Sciences
Corresponding Author AffilicationInstitute of Automation, Chinese Academy of Sciences
Recommended Citation
GB/T 7714
Guo Peng,Qingbin Liu,Ruizhi Chen,et al. A Bypass-Based Low Latency Network-on-Chip Router[J]. IEICE Electronics Express,2019,16(4):1.
APA Guo Peng,Qingbin Liu,Ruizhi Chen,Lei Yang,&Donglin Wang.(2019).A Bypass-Based Low Latency Network-on-Chip Router.IEICE Electronics Express,16(4),1.
MLA Guo Peng,et al."A Bypass-Based Low Latency Network-on-Chip Router".IEICE Electronics Express 16.4(2019):1.
Files in This Item: Download All
File Name/Size DocType Version Access License
eles-final-sub.pdf(1881KB)期刊论文出版稿开放获取CC BY-NC-SAView Download
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Guo Peng]'s Articles
[Qingbin Liu]'s Articles
[Ruizhi Chen]'s Articles
Baidu academic
Similar articles in Baidu academic
[Guo Peng]'s Articles
[Qingbin Liu]'s Articles
[Ruizhi Chen]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Guo Peng]'s Articles
[Qingbin Liu]'s Articles
[Ruizhi Chen]'s Articles
Terms of Use
No data!
Social Bookmark/Share
File name: eles-final-sub.pdf
Format: Adobe PDF
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.