CASIA OpenIR

Browse/Search Results:  1-10 of 20 Help

Selected(0)Clear Items/Page:    Sort:
动态资讯 2019年第9期 其他
2019-09-16
Authors:  张桂英
View  |  Adobe PDF(3278Kb)  |  Favorite  |  View/Download:49/10  |  Submit date:2019/09/16
面向 5G 通信数字信号处理器内核的高能效优化设计 学位论文
, 中国科学院大学自动化研究所: 中国科学院大学自动化研究所, 2019
Authors:  郭阳
Adobe PDF(4064Kb)  |  Favorite  |  View/Download:47/0  |  Submit date:2019/06/20
5g 通信  Polar 码  功能单元  寄存器文件  存储系统  
片内多核共享存储体系结构研究与设计 学位论文
, 中国科学院自动化研究所: 中国科学院自动化研究所, 2019
Authors:  孟洪宇
Adobe PDF(6898Kb)  |  Favorite  |  View/Download:13/0  |  Submit date:2019/06/18
多核共享存储  互联协议  互联结构  任务调度  设计探索  
2019年第5期动态资讯 其他
2019-04-29
Authors:  张桂英
View  |  Adobe PDF(2940Kb)  |  Favorite  |  View/Download:48/12  |  Submit date:2019/04/29
A Bypass-Based Low Latency Network-on-Chip Router 期刊论文
IEICE Electronics Express, 2019, 卷号: 16, 期号: 4, 页码: 1
Authors:  Guo Peng;  Qingbin Liu;  Ruizhi Chen;  Lei Yang;  Donglin Wang
View  |  Adobe PDF(1881Kb)  |  Favorite  |  View/Download:24/11  |  Submit date:2019/06/17
Network-on-chip  Router  Bypass  Low Latency  
A Design Space Exploration Method for on-Chip Memory System Based on Task Scheduling 会议论文
, Beijing,China, 2018,11.23-25
Authors:  Hongyu,Meng;  Pengfei.Ding;  Mingxuan.Wang;  Donglin.Wang
View  |  Adobe PDF(288Kb)  |  Favorite  |  View/Download:20/8  |  Submit date:2019/05/06
Design Space Exploration  Multi-core Architecture  Memory System  Task Scheduling  
Traffic-Aware and Memory-Aware Task Scheduling on Multi-Core Chips 会议论文
, Beijing,China, 2018,11.23-25
Authors:  Hongyu,Meng;  Yang,Guo;  Zijun.Liu;  Donglin.Wang
View  |  Adobe PDF(345Kb)  |  Favorite  |  View/Download:21/5  |  Submit date:2019/05/06
Task Scheduling  Multi-core  Shared Memory  Traffic-aware  Memory-aware  
A high-throughput network on-chip in full-mesh architecture 期刊论文
IEICE ELEX, 2018, 卷号: 15, 期号: 17, 页码: 1-12
Authors:  Hongyu,Meng;  Lei,Yang;  Zijun.Liu;  Donglin.Wang
View  |  Adobe PDF(2525Kb)  |  Favorite  |  View/Download:23/5  |  Submit date:2019/05/06
Network On-chip  Full-mesh  High Connectivity  Multi-core  
Parallel Polar Encoding in 5G Communication 会议论文
, 巴西纳塔尔, 2018-6
Authors:  Yang Guo;  Shaolin Xie;  Zijun Liu;  Lei Yang;  Donglin Wang
View  |  Adobe PDF(377Kb)  |  Favorite  |  View/Download:56/13  |  Submit date:2019/05/10
Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip 会议论文
, Beijing,China, 2018,6.15-17
Authors:  Hongyu,Meng;  Donglin,Wang;  Zijun,Liu;  Yang,Guo
View  |  Adobe PDF(318Kb)  |  Favorite  |  View/Download:27/5  |  Submit date:2019/05/06
Interconnect  Crossbar  Multi-cores  Shared-memory