CASIA OpenIR

Browse/Search Results:  1-10 of 25 Help

Selected(0)Clear Items/Page:    Sort:
片内多核共享存储体系结构研究与设计 学位论文
, 中国科学院自动化研究所: 中国科学院自动化研究所, 2019
Authors:  孟洪宇
Adobe PDF(6898Kb)  |  Favorite  |  View/Download:18/0  |  Submit date:2019/06/18
多核共享存储  互联协议  互联结构  任务调度  设计探索  
A Design Space Exploration Method for on-Chip Memory System Based on Task Scheduling 会议论文
, Beijing,China, 2018,11.23-25
Authors:  Hongyu,Meng;  Pengfei.Ding;  Mingxuan.Wang;  Donglin.Wang
View  |  Adobe PDF(288Kb)  |  Favorite  |  View/Download:25/8  |  Submit date:2019/05/06
Design Space Exploration  Multi-core Architecture  Memory System  Task Scheduling  
Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip 会议论文
, Beijing,China, 2018,6.15-17
Authors:  Hongyu,Meng;  Donglin,Wang;  Zijun,Liu;  Yang,Guo
View  |  Adobe PDF(318Kb)  |  Favorite  |  View/Download:33/7  |  Submit date:2019/05/06
Interconnect  Crossbar  Multi-cores  Shared-memory  
深度神经网络加速与压缩方法研究 学位论文
, 北京: 中国科学院大学, 2018
Authors:  王培松
Adobe PDF(5054Kb)  |  Favorite  |  View/Download:125/4  |  Submit date:2018/05/31
深度神经网络  网络加速  模型压缩  张量分解  低比特量化  
Recent advances in efficient computation of deep convolutional neural networks 期刊论文
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2018, 卷号: 19, 期号: 1, 页码: 64-77
Authors:  Cheng, Jian;  Wang, Pei-song;  Li, Gang;  Hu, Qing-hao;  Lu, Han-qing
View  |  Adobe PDF(582Kb)  |  Favorite  |  View/Download:113/27  |  Submit date:2018/05/05
Deep Neural Networks  Acceleration  Compression  Hardware Accelerator  
面向通用通信基带处理器的专用协处理器研究与设计 学位论文
, 北京: 中国科学院大学, 2017
Authors:  赵旭莹
Adobe PDF(4431Kb)  |  Favorite  |  View/Download:101/0  |  Submit date:2017/12/07
协处理器架构  硬件加速引擎  停止迭代  多标准viterbi译码器  Polar译码器  
Fault Injection Method and Voter Design for Dual Modual Redundancy FPGA Hardening 会议论文
IEEE International Conference on Election Information and Emergency Communication, Beijing, 2016-6-17
Authors:  Zheng, Meisong;  Wang, Zilong;  Li, Lijian
View  |  Adobe PDF(194Kb)  |  Favorite  |  View/Download:104/20  |  Submit date:2016/06/27
Fpga  Fault Tolerance  Fault Injection  Redundancy  
可定制嵌入式计算机加固技术研究 学位论文
, 北京: 中国科学院大学, 2016
Authors:  郑美松
Adobe PDF(3036Kb)  |  Favorite  |  View/Download:73/3  |  Submit date:2016/06/26
嵌入式系统  容错  可定制  单粒子翻转  
无权访问的条目 学位论文
Authors:  林忱
Adobe PDF(3236Kb)  |  Favorite  |  View/Download:3/0  |  Submit date:2016/06/17
A Fault Masking Dual Module Redundancy Method for FPGA 会议论文
IEEE Canadian Conferance on Electrical and Computer Engineering, Vancouver, Canada, 2016-5-15
Authors:  Zheng, Meisong;  Wang, Zilong;  Wang, Zilong;  Li, Lijian
View  |  Adobe PDF(211Kb)  |  Favorite  |  View/Download:158/62  |  Submit date:2016/06/27
Fpga  Fault Tolerance  Dual Modular Redundancy