中文版 | English

在结果中检索

CASIA OpenIR

浏览/检索结果: 共15条，第1-10条 帮助

限定条件                
已选(0)清除 条数/页：   排序方式：
Efficient Accelerator/Network Co-Search with Circular Greedy Reinforcement Learning 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, 2023, 页码: 1-5
作者:  Liu, Zejian;  Li, Gang;  Cheng, Jian
Adobe PDF(1982Kb)  |  收藏  |  浏览/下载：103/32  |  提交时间：2023/06/19
Accelerator/Network Co-Search  Reinforcement Learning  Performance Estimation  Multi-objective Optimization  
Ristretto: An Atomized Processing Architecture for Sparsity-Condensed Stream Flow in CNN 会议论文
, Westin Chicago, 2022-10
作者:  Gang Li;  Weixiang Xu;  Zhuoran Song;  Naifeng Jing;  Naifeng Jing;  Xiaoyao Liang
Adobe PDF(850Kb)  |  收藏  |  浏览/下载：68/22  |  提交时间：2023/06/21
Block Convolution: Toward Memory-Efficient Inference of Large-Scale CNNs on FPGA 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 5, 页码: 1436-1447
作者:  Li, Gang;  Liu, Zejian;  Li, Fanrong;  Cheng, Jian
Adobe PDF(4046Kb)  |  收藏  |  浏览/下载：243/22  |  提交时间：2022/06/10
Convolution  Field programmable gate arrays  System-on-chip  Task analysis  Random access memory  Tensors  Memory management  Block convolution  convolutional neural network (CNN) accelerator  field-programmable gate array (FPGA)  memory efficient  off-chip transfer  
Extremely Sparse Networks via Binary Augmented Pruning for Fast Image Classification 期刊论文
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2021, 页码: 14
作者:  Wang, Peisong;  Li, Fanrong;  Li, Gang;  Cheng, Jian
收藏  |  浏览/下载：176/0  |  提交时间：2022/01/27
Hardware acceleration  image classification  neural networks  pruning  software-hardware codesign  
Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA 期刊论文
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 期号: 2021.5, 页码: 1-1
作者:  Li, Gang;  Liu, Zejian;  Li, Fanrong;  Cheng, Jian
Adobe PDF(6174Kb)  |  收藏  |  浏览/下载：172/34  |  提交时间：2022/02/15
block convolution  memory-efficient  off-chip transfer  fpga  cnn accelerator  
Hardware Acceleration of Fully Quantized BERT for Efficient Natural Language Processing 会议论文
Proceedings of the 2021 Design, Automation and Test in Europe, DATE 2021, Virtual, Online, 2021-2
作者:  Liu, Zejian;  Li, Gang;  Cheng, Jian
Adobe PDF(593Kb)  |  收藏  |  浏览/下载：47/21  |  提交时间：2023/06/19
Dynamic Dual Gating Neural Networks 会议论文
, Online, 2021
作者:  Li, Fanrong;  Li, Gang;  He, Xiangyu;  Cheng, Jian
Adobe PDF(1988Kb)  |  收藏  |  浏览/下载：154/45  |  提交时间：2022/06/14
EBERT: Efficient BERT Inference with Dynamic Structured Pruning 会议论文
, Online, 2021
作者:  Liu, Zejian;  Li, Fanrong;  Li, Gang;  Cheng, Jian
Adobe PDF(1219Kb)  |  收藏  |  浏览/下载：130/41  |  提交时间：2022/06/14
FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 11, 页码: 3589-3600
作者:  Li, Fanrong;  Li, Gang;  Mo, Zitao;  He, Xiangyu;  Cheng, Jian
Adobe PDF(1906Kb)  |  收藏  |  浏览/下载：312/56  |  提交时间：2021/01/06
Accelerator  architecture  convolutional neural networks (CNNs)  sparsity  
Ladder Pyramid Networks for Single Image Super-Resoluion 会议论文
, Abudhabi, October 25th-October28th
作者:  Mo, Zitao;  He, Xiangyu;  Li, Gang;  Cheng, Jian
Adobe PDF(355Kb)  |  收藏  |  浏览/下载：372/86  |  提交时间：2020/08/07
Ladder Pyramid Network, Lightweight Convolution, Super-Resolution