CASIA OpenIR

Browse/Search Results:  1-10 of 12 Help

  Show only claimed items
Selected(0)Clear Items/Page:    Sort:
A reconfigurable computing architecture for 5G communication 期刊论文
Journal of Central South University, 2019, 期号: 0, 页码: 0
Authors:  GUO Yang;  LIU Zi-Jun;  YANG Lei;  LI Huan;  WANG Dong-Lin
Adobe PDF(913Kb)  |  Favorite  |  View/Download:46/19  |  Submit date:2019/07/11
5g  Instruction Set  Register File  Code Compression  Throughput  Power Consumption.  
Parallel Polar Encoding in 5G Communication 会议论文
, 巴西纳塔尔, 2018-6
Authors:  Yang Guo;  Shaolin Xie;  Zijun Liu;  Lei Yang;  Donglin Wang
Adobe PDF(377Kb)  |  Favorite  |  View/Download:60/16  |  Submit date:2019/05/10
A Distributed Register File Architecture Based on Dynamic Scheduling for VLIW Machine 会议论文
, 北京, 2018-6
Authors:  Yang Guo;  Donglin Wang;  Zijun Liu;  Hongyu Meng
Adobe PDF(203Kb)  |  Favorite  |  View/Download:41/8  |  Submit date:2019/05/10
Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip 会议论文
, Beijing,China, 2018,6.15-17
Authors:  Hongyu,Meng;  Donglin,Wang;  Zijun,Liu;  Yang,Guo
Adobe PDF(318Kb)  |  Favorite  |  View/Download:28/5  |  Submit date:2019/05/06
Interconnect  Crossbar  Multi-cores  Shared-memory  
Progress in a novel architecture for high performance processing 期刊论文
JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 卷号: 57, 期号: 4
Authors:  Zhang, Zhiwei;  Liu, Meng;  Liu, Zijun;  Du, Xueliang;  Xie, Shaolin;  Ma, Hong;  Ding, Guangxin;  Ren, Weili;  Zhou, Fabiao;  Sun, Wenqin;  Wang, Huijuan;  Wang, Donglin
Favorite  |  View/Download:56/0  |  Submit date:2018/10/10
A reconfigurable high-performance multiplier based on multi-granularity design and parallel acceleration 会议论文
, 中国科技会堂, 2017-11
Authors:  Feng Jing;  Zijun Liu;  Xiaojun Ma;  Guo Yang;  Guo Peng;  Donglin Wang
View  |  Adobe PDF(576Kb)  |  Favorite  |  View/Download:128/37  |  Submit date:2018/05/31
Compression  High Speed  Multi-granularity  Parallel  Power Efficient  Reuse  Reconfigurable  
A Self-Indexed Register File for Efficient Arithmetical Computing Hardware 会议论文
, UK, 2017-10
Authors:  Lei Yang;  Shaolin Xie;  Zijun Liu;  Xueliang Du;  DongLin Wang
View  |  Adobe PDF(707Kb)  |  Favorite  |  View/Download:97/16  |  Submit date:2018/05/07
Register File  Arithmetical Computing  Energy Efficient  
MaPU: A Novel Mathematical Computing Architecture 会议论文
http://hpca22.site.ac.upc.edu, Barcelona, Spain, March 12-16 2016
Authors:  Donglin Wang;  Shaolin Xie;  Zhiwei Zhang;  Xueliang Du;  Lei Wang;  Zijun Liu;  shaolin.xie@ia.ac.cn
View  |  Adobe PDF(2051Kb)  |  Favorite  |  View/Download:208/51  |  Submit date:2016/04/07
Computer Architecture  Vlsi  High Performance Computing  
多模式地址产生装置 专利
专利类型: 发明, 专利号: CN201310139305.6, 申请日期: 2013-04-19, 公开日期: 2013-07-24
Inventors:  王磊;  杨勇勇;  刘子君;  张星;  朱梦晨;  王东琳
Favorite  |  View/Download:61/0  |  Submit date:2015/09/22
多粒度并行存储系统与存储器 专利
专利类型: 发明, 专利号: CN201110460585.1, 申请日期: 2011-12-31, 公开日期: 2012-07-04
Inventors:  王东琳;  谢少林;  薛晓军;  刘子君;  张志伟
Adobe PDF(701Kb)  |  Favorite  |  View/Download:58/3  |  Submit date:2015/09/22