Browse/Search Results:  1-10 of 13 Help

  Show only claimed items
Selected(0)Clear Items/Page:    Sort:
A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network 期刊论文
Journal of Circuits, Systems, and Computers, 2019, 卷号: 28, 期号: 1, 页码: 1
Authors:  Guo Peng;  Ma Hong;  Ruizhi Chen;  Donglin Wang
View  |  Adobe PDF(1487Kb)  |  Favorite  |  View/Download:53/33  |  Submit date:2019/06/17
Cnn  Bnn  Fpga  Accelerator  
Fast and Efficient Deep Sparse Multi-Strength Spiking Neural Networks with Dynamic Pruning 会议论文
, 巴西里约热内卢, 2018-7
Authors:  Chen RZ(陈睿智);  Ma H(马鸿);  Xie SL(谢少林);  Guo P(郭鹏);  Li P(李品);  Wang DL(王东琳)
View  |  Adobe PDF(5380Kb)  |  Favorite  |  View/Download:18/3  |  Submit date:2019/05/06
Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文
, 巴西里约热内卢, 2018-7
Authors:  Chen RZ(陈睿智);  Ma H(马鸿);  Guo P(郭鹏);  Xie SL(谢少林);  Wang DL(王东琳)
View  |  Adobe PDF(11839Kb)  |  Favorite  |  View/Download:16/4  |  Submit date:2019/05/06
Accelerate Convolutional Neural Network with a customized VLIW DSP 会议论文
, 北京, 2018-10
Authors:  Guo Peng;  Ma Hong;  Guo Ruoshan;  Liu Zhuang;  Li Pin;  Wang Donglin
View  |  Adobe PDF(1173Kb)  |  Favorite  |  View/Download:27/10  |  Submit date:2019/06/17
FBNA: A Fully Binarized Neural Network Accelerator 会议论文
, 爱尔兰都柏林, 2018-8
Authors:  Guo Peng;  Hong Ma;  Ruizhi Chen;  Pin Li;  Shaolin Xie;  Donglin Wang
View  |  Adobe PDF(824Kb)  |  Favorite  |  View/Download:16/5  |  Submit date:2019/06/17
Progress in a novel architecture for high performance processing 期刊论文
Authors:  Zhang, Zhiwei;  Liu, Meng;  Liu, Zijun;  Du, Xueliang;  Xie, Shaolin;  Ma, Hong;  Ding, Guangxin;  Ren, Weili;  Zhou, Fabiao;  Sun, Wenqin;  Wang, Huijuan;  Wang, Donglin
Favorite  |  View/Download:55/0  |  Submit date:2018/10/10
VLSI版图互连优化和光学工艺校正算法研究 学位论文
, 中国科学院自动化研究所: 中国科学院研究生院, 2009
Authors:  马鸿
Adobe PDF(1784Kb)  |  Favorite  |  View/Download:20/0  |  Submit date:2015/09/02
物理综合  缓冲优化  信号完整性  分辨率增强技术  光学和工艺校正  Physical Synthesis  Buffering Optimization  Signal Integrity  Resolution Enhancement Technique  Optical And Process Correction  
数字信号处理器中高性能可重构加法器设计 期刊论文
计算机工程,, 2009, 卷号: 35(12), 期号: 12, 页码: 1-4
Authors:  马鸿;  李振伟;  彭思龙;  MAHong;  LIZhen-wei;  PENGSi-long,
Adobe PDF(1029Kb)  |  Favorite  |  View/Download:26/0  |  Submit date:2017/01/13
条件进位选择加法器 / 条件“和”选择加法器 / 可重构加法器  
Simultaneous non-uniform wire segmenting and buffer insertion 期刊论文
Gaojishu Tongxin/Chinese High Technology Letters, 2009, 卷号: 19, 期号: 7, 页码: 735-740
Authors:  Ma, Hong;  Ho, Chingyen;  Peng, Silong
Favorite  |  View/Download:19/0  |  Submit date:2015/08/12
Fast wire segmenting algorithm considering layout density and signal integrity 期刊论文
High Technology Letters, 2009, 卷号: 15, 期号: 4, 页码: 416-422
Authors:  Ma, Hong;  Ho, Chingyen, Peng, Silong;  Ho, Chingyen
Favorite  |  View/Download:14/0  |  Submit date:2015/08/12
Candidate Location  Buffer Insertion  Layout Density  Slew  Noise