CASIA OpenIR

Browse/Search Results:  1-3 of 3 Help

Selected(0)Clear Items/Page:    Sort:
A Design Space Exploration Method for on-Chip Memory System Based on Task Scheduling 会议论文
, Beijing,China, 2018,11.23-25
Authors:  Hongyu,Meng;  Pengfei.Ding;  Mingxuan.Wang;  Donglin.Wang
View  |  Adobe PDF(288Kb)  |  Favorite  |  View/Download:19/7  |  Submit date:2019/05/06
Design Space Exploration  Multi-core Architecture  Memory System  Task Scheduling  
Traffic-Aware and Memory-Aware Task Scheduling on Multi-Core Chips 会议论文
, Beijing,China, 2018,11.23-25
Authors:  Hongyu,Meng;  Yang,Guo;  Zijun.Liu;  Donglin.Wang
View  |  Adobe PDF(345Kb)  |  Favorite  |  View/Download:21/5  |  Submit date:2019/05/06
Task Scheduling  Multi-core  Shared Memory  Traffic-aware  Memory-aware  
A high-throughput network on-chip in full-mesh architecture 期刊论文
IEICE ELEX, 2018, 卷号: 15, 期号: 17, 页码: 1-12
Authors:  Hongyu,Meng;  Lei,Yang;  Zijun.Liu;  Donglin.Wang
View  |  Adobe PDF(2525Kb)  |  Favorite  |  View/Download:21/4  |  Submit date:2019/05/06
Network On-chip  Full-mesh  High Connectivity  Multi-core