CASIA OpenIR

Browse/Search Results:  1-10 of 32 Help

  Show only claimed items
Selected(0)Clear Items/Page:    Sort:
Fast and Efficient Deep Sparse Multi-Strength Spiking Neural Networks with Dynamic Pruning 会议论文
, 巴西里约热内卢, 2018-7
Authors:  Chen RZ(陈睿智);  Ma H(马鸿);  Xie SL(谢少林);  Guo P(郭鹏);  Li P(李品);  Wang DL(王东琳)
View  |  Adobe PDF(5380Kb)  |  Favorite  |  View/Download:16/3  |  Submit date:2019/05/06
Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文
, 巴西里约热内卢, 2018-7
Authors:  Chen RZ(陈睿智);  Ma H(马鸿);  Guo P(郭鹏);  Xie SL(谢少林);  Wang DL(王东琳)
View  |  Adobe PDF(11839Kb)  |  Favorite  |  View/Download:16/4  |  Submit date:2019/05/06
Parallel Polar Encoding in 5G Communication 会议论文
, 巴西纳塔尔, 2018-6
Authors:  Yang Guo;  Shaolin Xie;  Zijun Liu;  Lei Yang;  Donglin Wang
View  |  Adobe PDF(377Kb)  |  Favorite  |  View/Download:53/11  |  Submit date:2019/05/10
FBNA: A Fully Binarized Neural Network Accelerator 会议论文
, 爱尔兰都柏林, 2018-8
Authors:  Guo Peng;  Hong Ma;  Ruizhi Chen;  Pin Li;  Shaolin Xie;  Donglin Wang
View  |  Adobe PDF(824Kb)  |  Favorite  |  View/Download:16/5  |  Submit date:2019/06/17
Progress in a novel architecture for high performance processing 期刊论文
JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 卷号: 57, 期号: 4
Authors:  Zhang, Zhiwei;  Liu, Meng;  Liu, Zijun;  Du, Xueliang;  Xie, Shaolin;  Ma, Hong;  Ding, Guangxin;  Ren, Weili;  Zhou, Fabiao;  Sun, Wenqin;  Wang, Huijuan;  Wang, Donglin
Favorite  |  View/Download:55/0  |  Submit date:2018/10/10
A Self-Indexed Register File for Efficient Arithmetical Computing Hardware 会议论文
, UK, 2017-10
Authors:  Lei Yang;  Shaolin Xie;  Zijun Liu;  Xueliang Du;  DongLin Wang
View  |  Adobe PDF(707Kb)  |  Favorite  |  View/Download:94/16  |  Submit date:2018/05/07
Register File  Arithmetical Computing  Energy Efficient  
A reconfigurable ASIC-like image polyphase interpolation implementation method 会议论文
, ShenZhen, 2017-7
Authors:  Lei Yang;  Ruoshan Guo;  Shaolin Xie;  Donglin Wang
View  |  Adobe PDF(210Kb)  |  Favorite  |  View/Download:84/15  |  Submit date:2018/05/07
Image Interpolation  Acceleration  Reconfigurable Implementation  
MaPU: A Novel Mathematical Computing Architecture 会议论文
http://hpca22.site.ac.upc.edu, Barcelona, Spain, March 12-16 2016
Authors:  Donglin Wang;  Shaolin Xie;  Zhiwei Zhang;  Xueliang Du;  Lei Wang;  Zijun Liu;  shaolin.xie@ia.ac.cn
View  |  Adobe PDF(2051Kb)  |  Favorite  |  View/Download:202/49  |  Submit date:2016/04/07
Computer Architecture  Vlsi  High Performance Computing  
Parallel bit reversal devices and methods 专利
专利类型: 发明, 专利号: 9,268,744, 申请日期: 2016-02-23,
Inventors:  Shaolin Xie
Adobe PDF(825Kb)  |  Favorite  |  View/Download:115/22  |  Submit date:2016/04/07
Methods and devices for multi-granularity parallel fft butterfly computation 专利
专利类型: 发明, 专利号: 9,262,378, 申请日期: 2016-02-16,
Inventors:  Danglin Wang;  Tao Wang;  Shaolin Xie
Adobe PDF(1319Kb)  |  Favorite  |  View/Download:66/10  |  Submit date:2016/04/07