CASIA OpenIR

Browse/Search Results:  1-10 of 58 Help

  Show only claimed items
Selected(0)Clear Items/Page:    Sort:
Parallel LDPC Decoder Based on Low-Complexity Corrected Min Sum Algorithm 会议论文
, Suzhou, China, 2022-4-23
Authors:  Sun, Yisong;  Li, Huan;  Zhang, Xinyu;  Guo, Chen;  Liu, Zijun;  Wang, Donglin
Adobe PDF(370Kb)  |  Favorite  |  View/Download:294/83  |  Submit date:2022/06/14
5G  LDPC decoder  LCC-MS  UCP  
A 5G-Oriented LDPC Encoder Based on Byte-Parallel Configurable Cyclic Shift 会议论文
, Chongqing, China, 2021-6-5
Authors:  Sun, Yisong;  Li, Huan;  Guo, Chen;  Wang, Donglin
Adobe PDF(9208Kb)  |  Favorite  |  View/Download:215/40  |  Submit date:2022/06/14
5G  LDPC encoder  BP-CCS  UCP  
Self-Attention Aligner: A Latency-Control End-to-End Model for ASR using Self-attention Network and Chunk-hopping 会议论文
, Brighton, United Kingdom, 2019-05
Authors:  Dong, Linhao;  Wang, Feng;  Xu, Bo
View  |  Adobe PDF(930Kb)  |  Favorite  |  View/Download:264/48  |  Submit date:2020/06/13
speech recognition  self-attention network  encoder-decoder  end-to-end  latency-control  
A reconfigurable computing architecture for 5G communication 期刊论文
Journal of Central South University, 2019, 期号: 0, 页码: 0
Authors:  GUO Yang;  LIU Zi-Jun;  YANG Lei;  LI Huan;  WANG Dong-Lin
View  |  Adobe PDF(913Kb)  |  Favorite  |  View/Download:477/143  |  Submit date:2019/07/11
5g  Instruction Set  Register File  Code Compression  Throughput  Power Consumption.  
Accelerate Convolutional Neural Network with a customized VLIW DSP 会议论文
, 北京, 2018-10
Authors:  Guo Peng;  Ma Hong;  Guo Ruoshan;  Liu Zhuang;  Li Pin;  Wang Donglin
View  |  Adobe PDF(1173Kb)  |  Favorite  |  View/Download:362/134  |  Submit date:2019/06/17
A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network 期刊论文
Journal of Circuits, Systems, and Computers, 2019, 卷号: 28, 期号: 1, 页码: 1
Authors:  Guo Peng;  Ma Hong;  Ruizhi Chen;  Donglin Wang
View  |  Adobe PDF(1487Kb)  |  Favorite  |  View/Download:336/142  |  Submit date:2019/06/17
Cnn  Bnn  Fpga  Accelerator  
A Bypass-Based Low Latency Network-on-Chip Router 期刊论文
IEICE Electronics Express, 2019, 卷号: 16, 期号: 4, 页码: 1
Authors:  Guo Peng;  Qingbin Liu;  Ruizhi Chen;  Lei Yang;  Donglin Wang
View  |  Adobe PDF(1881Kb)  |  Favorite  |  View/Download:318/102  |  Submit date:2019/06/17
Network-on-chip  Router  Bypass  Low Latency  
FBNA: A Fully Binarized Neural Network Accelerator 会议论文
, 爱尔兰都柏林, 2018-8
Authors:  Guo Peng;  Hong Ma;  Ruizhi Chen;  Pin Li;  Shaolin Xie;  Donglin Wang
View  |  Adobe PDF(824Kb)  |  Favorite  |  View/Download:415/151  |  Submit date:2019/06/17
A Distributed Register File Architecture Based on Dynamic Scheduling for VLIW Machine 会议论文
, 北京, 2018-6
Authors:  Yang Guo;  Donglin Wang;  Zijun Liu;  Hongyu Meng
View  |  Adobe PDF(203Kb)  |  Favorite  |  View/Download:336/132  |  Submit date:2019/05/10
Parallel Polar Encoding in 5G Communication 会议论文
, 巴西纳塔尔, 2018-6
Authors:  Yang Guo;  Shaolin Xie;  Zijun Liu;  Lei Yang;  Donglin Wang
View  |  Adobe PDF(377Kb)  |  Favorite  |  View/Download:366/123  |  Submit date:2019/05/10