已选(0)清除
条数/页: 排序方式: |
| Fast and Efficient Deep Sparse Multi-Strength Spiking Neural Networks with Dynamic Pruning 会议论文 , 巴西里约热内卢, 2018-7 作者: Chen RZ(陈睿智); Ma H(马鸿); Xie SL(谢少林); Guo P(郭鹏); Li P(李品); Wang DL(王东琳) 浏览  |  Adobe PDF(5380Kb)  |  收藏  |  浏览/下载:252/94  |  提交时间:2019/05/06 |
| Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文 , 巴西里约热内卢, 2018-7 作者: Chen RZ(陈睿智); Ma H(马鸿); Guo P(郭鹏); Xie SL(谢少林); Wang DL(王东琳) 浏览  |  Adobe PDF(11839Kb)  |  收藏  |  浏览/下载:225/76  |  提交时间:2019/05/06 |
| FBNA: A Fully Binarized Neural Network Accelerator 会议论文 , 爱尔兰都柏林, 2018-8 作者: Guo Peng; Hong Ma; Ruizhi Chen; Pin Li; Shaolin Xie; Donglin Wang 浏览  |  Adobe PDF(824Kb)  |  收藏  |  浏览/下载:344/134  |  提交时间:2019/06/17 |
| Parallel Polar Encoding in 5G Communication 会议论文 , 巴西纳塔尔, 2018-6 作者: Yang Guo; Shaolin Xie; Zijun Liu; Lei Yang; Donglin Wang 浏览  |  Adobe PDF(377Kb)  |  收藏  |  浏览/下载:308/103  |  提交时间:2019/05/10 |
| Progress in a novel architecture for high performance processing 期刊论文 JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 卷号: 57, 期号: 4 作者: Zhang, Zhiwei; Liu, Meng; Liu, Zijun; Du, Xueliang; Xie, Shaolin; Ma, Hong; Ding, Guangxin; Ren, Weili; Zhou, Fabiao; Sun, Wenqin; Wang, Huijuan; Wang, Donglin 收藏  |  浏览/下载:268/0  |  提交时间:2018/10/10 |
| A Self-Indexed Register File for Efficient Arithmetical Computing Hardware 会议论文 , UK, 2017-10 作者: Lei Yang; Shaolin Xie; Zijun Liu; Xueliang Du; DongLin Wang 浏览  |  Adobe PDF(707Kb)  |  收藏  |  浏览/下载:290/68  |  提交时间:2018/05/07 Register File Arithmetical Computing Energy Efficient |
| A reconfigurable ASIC-like image polyphase interpolation implementation method 会议论文 , ShenZhen, 2017-7 作者: Lei Yang; Ruoshan Guo; Shaolin Xie; Donglin Wang 浏览  |  Adobe PDF(210Kb)  |  收藏  |  浏览/下载:308/102  |  提交时间:2018/05/07 Image Interpolation Acceleration Reconfigurable Implementation |
| MaPU: A Novel Mathematical Computing Architecture 会议论文 http://hpca22.site.ac.upc.edu, Barcelona, Spain, March 12-16 2016 作者: Donglin Wang; Shaolin Xie; Zhiwei Zhang; Xueliang Du; Lei Wang; Zijun Liu; shaolin.xie@ia.ac.cn 浏览  |  Adobe PDF(2051Kb)  |  收藏  |  浏览/下载:657/176  |  提交时间:2016/04/07 Computer Architecture Vlsi High Performance Computing |
| Parallel bit reversal devices and methods 专利 专利类型: 发明, 专利号: 9,268,744, 申请日期: 2016-02-23, 发明人: Shaolin Xie 浏览  |  Adobe PDF(825Kb)  |  收藏  |  浏览/下载:308/65  |  提交时间:2016/04/07 |
| Methods and devices for multi-granularity parallel fft butterfly computation 专利 专利类型: 发明, 专利号: 9,262,378, 申请日期: 2016-02-16, 发明人: Danglin Wang; Tao Wang; Shaolin Xie 浏览  |  Adobe PDF(1319Kb)  |  收藏  |  浏览/下载:234/53  |  提交时间:2016/04/07 |