CASIA OpenIR

浏览/检索结果: 共6条,第1-6条 帮助

已选(0)清除 条数/页:   排序方式:
Block Convolution: Toward Memory-Efficient Inference of Large-Scale CNNs on FPGA 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 5, 页码: 1436-1447
作者:  Li, Gang;  Liu, Zejian;  Li, Fanrong;  Cheng, Jian
Adobe PDF(4046Kb)  |  收藏  |  浏览/下载:241/22  |  提交时间:2022/06/10
Convolution  Field programmable gate arrays  System-on-chip  Task analysis  Random access memory  Tensors  Memory management  Block convolution  convolutional neural network (CNN) accelerator  field-programmable gate array (FPGA)  memory efficient  off-chip transfer  
An Ultrahigh-Speed Object Detection Method With Projection-Based Position Compensation 期刊论文
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2020, 卷号: 69, 期号: 7, 页码: 4796-4806
作者:  Li, Jianquan;  Long, Xianlei;  Xu, De;  Gu, Qingyi;  Ishii, Idaku
Adobe PDF(6758Kb)  |  收藏  |  浏览/下载:251/31  |  提交时间:2020/08/03
Field-programmable gate array (FPGA)  hardware implementation  histogram of oriented gradient (HOG)  object detection  pixel projection  ultrahigh-speed vision  
An FPGA-Based Ultra-High-Speed Object Detection Algorithm with Multi-Frame Information Fusion 期刊论文
SENSORS, 2019, 卷号: 19, 期号: 17, 页码: 16
作者:  Long, Xianlei;  Hu, Shenhua;  Hu, Yiming;  Gu, Qingyi;  Ishii, Idaku
Adobe PDF(3490Kb)  |  收藏  |  浏览/下载:344/45  |  提交时间:2019/12/16
ultra-high-speed vision  object detection  field-programmable gate array  histogram of oriented gradient  multi-frame information fusion model  
A Hardware-Oriented Algorithm for Ultra-High-Speed Object Detection 期刊论文
IEEE SENSORS JOURNAL, 2019, 卷号: 19, 期号: 10, 页码: 3818-3831
作者:  Li, Jianquan;  Liu, Xilong;  Liu, Fangfang;  Xu, De;  Gu, Qingyi;  Ishii, Idaku
浏览  |  Adobe PDF(4892Kb)  |  收藏  |  浏览/下载:295/50  |  提交时间:2019/07/12
Hardware implementation  high-frame-rate vision  field-programmable gate array  multi-object detection  histograms of oriented gradient  support vector machine  
基于DMD的真三维成像引擎研究 学位论文
, 中国科学院自动化研究所: 中国科学院研究生院, 2011
作者:  韩刚
Adobe PDF(7190Kb)  |  收藏  |  浏览/下载:179/0  |  提交时间:2015/09/02
Dmd  Fpga  真三维显示  图像处理  高速高密度电路设计  数字光处理dlp  Digital Micromirror Device (Dmd)  Field Programmable Gate Array (Fpga)  True 3d Display  Image Processing  High-speed High-density Circuit Design  Digital Light Processing (Dlp)  
An efficient algorithm and FPGA implementation of video luminance transient improvement 期刊论文
High Technology Letters, 2010, 期号: 4, 页码: 359-365
作者:  Wang, Yangang;  Chen, Xi;  Han, Hua;  Peng Silong
Adobe PDF(348Kb)  |  收藏  |  浏览/下载:169/0  |  提交时间:2015/08/12
Video Enhancement  Luminance Transient Improvement (Lti)  Field Programmable Gate Array (Fpga)