Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip | |
Hongyu,Meng1,2; Donglin,Wang1; Zijun,Liu1; Yang,Guo1 | |
2018-06 | |
会议名称 | 2018 8th IEEE International Conference on Electronics Information and Emergency Communication |
会议日期 | 2018,6.15-17 |
会议地点 | Beijing,China |
摘要 | With the development of the chip industry, the bandwidth of interconnect on-chip are becoming more and more important for the performance of chip system. However, heterogeneous Intelligent Property (IPs) including cores and memory banks are being integrated in one chip which makes the hardware design of interconnect difficult. In this paper, we present Advanced Extensible Crossbar (AEC) protocol used for describing and designing the bus on-chip. It can support most of features in Advanced eXtensible Interface (AXI) protocol. Our AEC-based crossbar has been implemented with connecting 8 processors (the area of each one is 13.2 mm2) and 16 MB Static Random Access Memory (SRAM, the area is 1.87 mm2/MB) in TSMC 28nm HPC process and the results show that it can achieve high frequency of 800 MHz after place and route (P&R) while the area requirement is 0.065 mm2. Compared with AXIbased crossbar provided by Synopsys, our AEC-based crossbar gives 1.45X frequency increase and 8X area requirement saving. |
关键词 | Interconnect Crossbar Multi-cores Shared-memory |
收录类别 | EI |
语种 | 英语 |
文献类型 | 会议论文 |
条目标识符 | http://ir.ia.ac.cn/handle/173211/23624 |
专题 | 国家专用集成电路设计工程技术研究中心 |
通讯作者 | Hongyu,Meng |
作者单位 | 1.Institute of Automation Chinese Academy of Sciences 2.University of Chinese Academy of Sciences |
第一作者单位 | 中国科学院自动化研究所 |
通讯作者单位 | 中国科学院自动化研究所 |
推荐引用方式 GB/T 7714 | Hongyu,Meng,Donglin,Wang,Zijun,Liu,et al. Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip[C],2018. |
条目包含的文件 | 下载所有文件 | |||||
文件名称/大小 | 文献类型 | 版本类型 | 开放类型 | 使用许可 | ||
Advanced Extensible (318KB) | 会议论文 | 开放获取 | CC BY-NC-SA | 浏览 下载 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论