CASIA OpenIR
(本次检索基于用户作品认领结果)

浏览/检索结果: 共4条,第1-4条 帮助

限定条件            
已选(0)清除 条数/页:   排序方式:
Hardware Acceleration of Fully Quantized BERT for Efficient Natural Language Processing 会议论文
Proceedings of the 2021 Design, Automation and Test in Europe, DATE 2021, Virtual, Online, 2021-2
作者:  Liu, Zejian;  Li, Gang;  Cheng, Jian
Adobe PDF(593Kb)  |  收藏  |  浏览/下载:66/31  |  提交时间:2023/06/19
Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA 会议论文
, Dresden, Germany, 2018
作者:  Li, Gang;  Li, Fanrong;  Zhao, Tianli;  Cheng, Jian
Adobe PDF(244Kb)  |  收藏  |  浏览/下载:149/55  |  提交时间:2022/06/14
FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 11, 页码: 3589-3600
作者:  Li, Fanrong;  Li, Gang;  Mo, Zitao;  He, Xiangyu;  Cheng, Jian
Adobe PDF(1906Kb)  |  收藏  |  浏览/下载:370/69  |  提交时间:2021/01/06
Accelerator  architecture  convolutional neural networks (CNNs)  sparsity  
Recent advances in efficient computation of deep convolutional neural networks 期刊论文
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2018, 卷号: 19, 期号: 1, 页码: 64-77
作者:  Cheng, Jian;  Wang, Pei-song;  Li, Gang;  Hu, Qing-hao;  Lu, Han-qing
浏览  |  Adobe PDF(582Kb)  |  收藏  |  浏览/下载:443/109  |  提交时间:2018/05/05
Deep Neural Networks  Acceleration  Compression  Hardware Accelerator