中文版 | English

在结果中检索

CASIA OpenIR
（本次检索基于用户作品认领结果）

浏览/检索结果: 共7条，第1-7条 帮助

限定条件                            
已选(0)清除 条数/页：   排序方式：
Hardware Acceleration of Fully Quantized BERT for Efficient Natural Language Processing 会议论文
Proceedings of the 2021 Design, Automation and Test in Europe, DATE 2021, Virtual, Online, 2021-2
作者:  Liu, Zejian;  Li, Gang;  Cheng, Jian
Adobe PDF(593Kb)  |  收藏  |  浏览/下载：63/29  |  提交时间：2023/06/19
Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA 会议论文
, Dresden, Germany, 2018
作者:  Li, Gang;  Li, Fanrong;  Zhao, Tianli;  Cheng, Jian
Adobe PDF(244Kb)  |  收藏  |  浏览/下载：138/48  |  提交时间：2022/06/14
EBERT: Efficient BERT Inference with Dynamic Structured Pruning 会议论文
, Online, 2021
作者:  Liu, Zejian;  Li, Fanrong;  Li, Gang;  Cheng, Jian
Adobe PDF(1219Kb)  |  收藏  |  浏览/下载：159/51  |  提交时间：2022/06/14
Extremely Sparse Networks via Binary Augmented Pruning for Fast Image Classification 期刊论文
IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2021, 页码: 14
作者:  Wang, Peisong;  Li, Fanrong;  Li, Gang;  Cheng, Jian
收藏  |  浏览/下载：213/0  |  提交时间：2022/01/27
Hardware acceleration  image classification  neural networks  pruning  software-hardware codesign  
FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 11, 页码: 3589-3600
作者:  Li, Fanrong;  Li, Gang;  Mo, Zitao;  He, Xiangyu;  Cheng, Jian
Adobe PDF(1906Kb)  |  收藏  |  浏览/下载：352/63  |  提交时间：2021/01/06
Accelerator  architecture  convolutional neural networks (CNNs)  sparsity  
Ladder Pyramid Networks for Single Image Super-Resoluion 会议论文
, Abudhabi, October 25th-October28th
作者:  Mo, Zitao;  He, Xiangyu;  Li, Gang;  Cheng, Jian
浏览  |  Adobe PDF(355Kb)  |  收藏  |  浏览/下载：403/98  |  提交时间：2020/08/07
Ladder Pyramid Network, Lightweight Convolution, Super-Resolution  
A Hardware Descriptive Approach to Beetle Antennae Search 期刊论文
IEEE ACCESS, 2020, 卷号: 8, 页码: 89059-89070
作者:  Yue, Zongcheng;  Li, Gang;  Jiang, Xiangyuan;  Li, Shuai;  Cheng, Jian;  Ren, Peng
收藏  |  浏览/下载：167/0  |  提交时间：2020/07/20
Field programmable gate arrays  Hardware design languages  Optimization  Directive antennas  Genetic algorithms  Hardware  FPGA  beetle antennae search  Verilog HDL  optimization algorithm