CASIA OpenIR

浏览/检索结果: 共5条,第1-5条 帮助

限定条件                        
已选(0)清除 条数/页:   排序方式:
A Design Space Exploration Method for on-Chip Memory System Based on Task Scheduling 会议论文
, Beijing,China, 2018,11.23-25
作者:  Hongyu,Meng;  Pengfei.Ding;  Mingxuan.Wang;  Donglin.Wang
浏览  |  Adobe PDF(288Kb)  |  收藏  |  浏览/下载:292/102  |  提交时间:2019/05/06
Design Space Exploration  Multi-core Architecture  Memory System  Task Scheduling  
Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip 会议论文
, Beijing,China, 2018,6.15-17
作者:  Hongyu,Meng;  Donglin,Wang;  Zijun,Liu;  Yang,Guo
浏览  |  Adobe PDF(318Kb)  |  收藏  |  浏览/下载:319/109  |  提交时间:2019/05/06
Interconnect  Crossbar  Multi-cores  Shared-memory  
Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文
, 巴西里约热内卢, 2018-7
作者:  Chen RZ(陈睿智);  Ma H(马鸿);  Guo P(郭鹏);  Xie SL(谢少林);  Wang DL(王东琳)
浏览  |  Adobe PDF(11839Kb)  |  收藏  |  浏览/下载:256/83  |  提交时间:2019/05/06
An automatic and practical flow for clock tree construction in physical design 会议论文
, Beijing, 26-28 Aug. 2016
作者:  Meng Liu;  Wenqin Sun;  Wuqi Wang;  Zhiwei Zhang;  Donglin Wang
Adobe PDF(825Kb)  |  收藏  |  浏览/下载:474/201  |  提交时间:2017/10/09
Optimal Many-to-Many Personalized Concurrent Communication in RapidIO-based Fat-trees 会议论文
17th IEEE/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing (SNPD 2016), Shanghai,China, 2016.05.30-2016.06.01
作者:  Shu Lin;  Hao,Jie;  Song,Yafang;  Li,Chengcheng;  Wang,Donglin;  Shu,Lin
浏览  |  Adobe PDF(775Kb)  |  收藏  |  浏览/下载:379/65  |  提交时间:2016/06/27
Many-to-many  Personalized  Rapidio  Fat-tree  Node-level  Congestion-avoidance