CASIA OpenIR

浏览/检索结果: 共7条,第1-7条 帮助

限定条件                
已选(0)清除 条数/页:   排序方式:
The Tianlai Cylinder Pathfinder array: System functions and basic performance analysis 期刊论文
SCIENCE CHINA-PHYSICS MECHANICS & ASTRONOMY, 2020, 卷号: 63, 期号: 12, 页码: 27
作者:  Li, JiXia;  Zuo, ShiFan;  Wu, FengQuan;  Wang, YouGang;  Zhang, JuYong;  Sun, ShiJie;  Xu, YiDong;  Yu, ZiJie;  Ansari, Reza;  Li, YiChao;  Stebbins, Albert;  Timbie, Peter;  Cong, YanPing;  Geng, JingChao;  Hao, Jie;  Huang, QiZhi;  Li, JianBin;  Li, Rui;  Liu, DongHao;  Liu, YingFeng;  Liu, Tao;  Marriner, John P.;  Niu, ChenHui;  Pen, Ue-Li;  Peterson, Jeffery B.;  Shi, HuLi;  Shu, Lin;  Song, YaFang;  Tian, HaiJun;  Wang, GuiSong;  Wang, QunXiong;  Wang, RongLi;  Wang, WeiXia;  Wang, Xin;  Yu, KaiFeng;  Zhang, Jiao;  Zhu, BoQin;  Zhu, JiaLu;  Chen, XueLei
收藏  |  浏览/下载:320/0  |  提交时间:2021/01/07
interferometer  radio astronomy  neutral hydrogen  cosmology  dark energy  95  55  Br  95  55  Jz  95  75  Kk  95  85  Bh  
A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network 期刊论文
Journal of Circuits, Systems, and Computers, 2019, 卷号: 28, 期号: 1, 页码: 1
作者:  Guo Peng;  Ma Hong;  Ruizhi Chen;  Donglin Wang
浏览  |  Adobe PDF(1487Kb)  |  收藏  |  浏览/下载:314/137  |  提交时间:2019/06/17
Cnn  Bnn  Fpga  Accelerator  
A Bypass-Based Low Latency Network-on-Chip Router 期刊论文
IEICE Electronics Express, 2019, 卷号: 16, 期号: 4, 页码: 1
作者:  Guo Peng;  Qingbin Liu;  Ruizhi Chen;  Lei Yang;  Donglin Wang
浏览  |  Adobe PDF(1881Kb)  |  收藏  |  浏览/下载:287/95  |  提交时间:2019/06/17
Network-on-chip  Router  Bypass  Low Latency  
FBNA: A Fully Binarized Neural Network Accelerator 会议论文
, 爱尔兰都柏林, 2018-8
作者:  Guo Peng;  Hong Ma;  Ruizhi Chen;  Pin Li;  Shaolin Xie;  Donglin Wang
Adobe PDF(824Kb)  |  收藏  |  浏览/下载:382/145  |  提交时间:2019/06/17
Fast and Efficient Deep Sparse Multi-Strength Spiking Neural Networks with Dynamic Pruning 会议论文
, 巴西里约热内卢, 2018-7
作者:  Chen RZ(陈睿智);  Ma H(马鸿);  Xie SL(谢少林);  Guo P(郭鹏);  Li P(李品);  Wang DL(王东琳)
浏览  |  Adobe PDF(5380Kb)  |  收藏  |  浏览/下载:285/104  |  提交时间:2019/05/06
Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文
, 巴西里约热内卢, 2018-7
作者:  Chen RZ(陈睿智);  Ma H(马鸿);  Guo P(郭鹏);  Xie SL(谢少林);  Wang DL(王东琳)
浏览  |  Adobe PDF(11839Kb)  |  收藏  |  浏览/下载:253/83  |  提交时间:2019/05/06
A bypass-based low latency network-on-chip router 期刊论文
IEICE ELECTRONICS EXPRESS, 2019, 卷号: 16, 期号: 4, 页码: 12
作者:  Guo, Peng;  Liu, Qingbin;  Chen, Ruizhi;  Yang, Lei;  Wang, Donglin
收藏  |  浏览/下载:284/0  |  提交时间:2019/04/23
network-on-chip  router  bypass  low latency