已选(0)清除
条数/页: 排序方式: |
| Accelerate Convolutional Neural Network with a customized VLIW DSP 会议论文 , 北京, 2018-10 作者: Guo Peng ; Ma Hong ; Guo Ruoshan ; Liu Zhuang ; Li Pin ; Wang Donglin![](/image/person.jpg)
浏览  |   Adobe PDF(1173Kb)  |   收藏  |  浏览/下载:365/135  |  提交时间:2019/06/17 |
| A High-Efficiency FPGA-Based Accelerator for Binarized Neural Network 期刊论文 Journal of Circuits, Systems, and Computers, 2019, 卷号: 28, 期号: 1, 页码: 1 作者: Guo Peng ; Ma Hong ; Ruizhi Chen ; Donglin Wang![](/image/person.jpg)
浏览  |   Adobe PDF(1487Kb)  |   收藏  |  浏览/下载:341/143  |  提交时间:2019/06/17 Cnn Bnn Fpga Accelerator |
| A Bypass-Based Low Latency Network-on-Chip Router 期刊论文 IEICE Electronics Express, 2019, 卷号: 16, 期号: 4, 页码: 1 作者: Guo Peng ; Qingbin Liu ; Ruizhi Chen ; Lei Yang ; Donglin Wang![](/image/person.jpg)
浏览  |   Adobe PDF(1881Kb)  |   收藏  |  浏览/下载:319/102  |  提交时间:2019/06/17 Network-on-chip Router Bypass Low Latency |
| FBNA: A Fully Binarized Neural Network Accelerator 会议论文 , 爱尔兰都柏林, 2018-8 作者: Guo Peng ; Hong Ma ; Ruizhi Chen ; Pin Li ; Shaolin Xie ; Donglin Wang![](/image/person.jpg)
浏览  |   Adobe PDF(824Kb)  |   收藏  |  浏览/下载:419/153  |  提交时间:2019/06/17 |
| Fast and Efficient Deep Sparse Multi-Strength Spiking Neural Networks with Dynamic Pruning 会议论文 , 巴西里约热内卢, 2018-7 作者: Chen RZ(陈睿智) ; Ma H(马鸿) ; Xie SL(谢少林) ; Guo P(郭鹏); Li P(李品) ; Wang DL(王东琳)![](/image/person.jpg)
浏览  |   Adobe PDF(5380Kb)  |   收藏  |  浏览/下载:309/109  |  提交时间:2019/05/06 |
| Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文 , 巴西里约热内卢, 2018-7 作者: Chen RZ(陈睿智) ; Ma H(马鸿) ; Guo P(郭鹏); Xie SL(谢少林) ; Wang DL(王东琳)![](/image/person.jpg)
浏览  |   Adobe PDF(11839Kb)  |   收藏  |  浏览/下载:279/88  |  提交时间:2019/05/06 |
| A bypass-based low latency network-on-chip router 期刊论文 IEICE ELECTRONICS EXPRESS, 2019, 卷号: 16, 期号: 4, 页码: 12 作者: Guo, Peng ; Liu, Qingbin ; Chen, Ruizhi ; Yang, Lei ; Wang, Donglin![](/image/person.jpg)
![](/themes/default/image/downing1.png) 收藏  |  浏览/下载:306/0  |  提交时间:2019/04/23 network-on-chip router bypass low latency |
| A reconfigurable ASIC-like image polyphase interpolation implementation method 会议论文 , ShenZhen, 2017-7 作者: Lei Yang ; Ruoshan Guo ; Shaolin Xie ; Donglin Wang![](/image/person.jpg)
浏览  |   Adobe PDF(210Kb)  |   收藏  |  浏览/下载:368/124  |  提交时间:2018/05/07 Image Interpolation Acceleration Reconfigurable Implementation |