已选(0)清除
条数/页: 排序方式: |
| A 5G-Oriented LDPC Encoder Based on Byte-Parallel Configurable Cyclic Shift 会议论文 , Chongqing, China, 2021-6-5 作者: Sun, Yisong; Li, Huan; Guo, Chen; Wang, Donglin Adobe PDF(9208Kb)  |  收藏  |  浏览/下载:190/36  |  提交时间:2022/06/14 5G LDPC encoder BP-CCS UCP |
| A Design Space Exploration Method for on-Chip Memory System Based on Task Scheduling 会议论文 , Beijing,China, 2018,11.23-25 作者: Hongyu,Meng; Pengfei.Ding; Mingxuan.Wang; Donglin.Wang Adobe PDF(288Kb)  |  收藏  |  浏览/下载:287/101  |  提交时间:2019/05/06 Design Space Exploration Multi-core Architecture Memory System Task Scheduling |
| Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition 会议论文 , 巴西里约热内卢, 2018-7 作者: Chen RZ(陈睿智); Ma H(马鸿); Guo P(郭鹏); Xie SL(谢少林); Wang DL(王东琳) 浏览  |  Adobe PDF(11839Kb)  |  收藏  |  浏览/下载:251/83  |  提交时间:2019/05/06 |
| Accelerate Convolutional Neural Network with a customized VLIW DSP 会议论文 , 北京, 2018-10 作者: Guo Peng; Ma Hong; Guo Ruoshan; Liu Zhuang; Li Pin; Wang Donglin 浏览  |  Adobe PDF(1173Kb)  |  收藏  |  浏览/下载:328/125  |  提交时间:2019/06/17 |
| A Distributed Register File Architecture Based on Dynamic Scheduling for VLIW Machine 会议论文 , 北京, 2018-6 作者: Yang Guo; Donglin Wang; Zijun Liu; Hongyu Meng 浏览  |  Adobe PDF(203Kb)  |  收藏  |  浏览/下载:307/123  |  提交时间:2019/05/10 |
| Advanced Extensible Crossbar Protocol for Connecting Multi-Cores and Shared-Memory on Chip 会议论文 , Beijing,China, 2018,6.15-17 作者: Hongyu,Meng; Donglin,Wang; Zijun,Liu; Yang,Guo Adobe PDF(318Kb)  |  收藏  |  浏览/下载:311/107  |  提交时间:2019/05/06 Interconnect Crossbar Multi-cores Shared-memory |
| A Self-Indexed Register File for Efficient Arithmetical Computing Hardware 会议论文 , UK, 2017-10 作者: Lei Yang; Shaolin Xie; Zijun Liu; Xueliang Du; DongLin Wang Adobe PDF(707Kb)  |  收藏  |  浏览/下载:312/74  |  提交时间:2018/05/07 Register File Arithmetical Computing Energy Efficient |
| 无权访问的条目 会议论文 作者: Meng Liu; Zhiwei Zhang; Wenqin Sun; Donglin Wang Adobe PDF(157Kb)  |  收藏  |  浏览/下载:37/1  |  提交时间:2019/01/15 |